In this paper, a new CMOS four-quadrant analog multiplier circuit is proposed, based on a pair of dualtranslinear loops. The significant features of the circuit are its high accuracy and high linearity as well as its body effect-free operation, owing to the fact that the circuit relies on a new dual-translinear topology. In addition, harmonic distortions are precisely discussed due to their conceivable mismatches, including transconductance and threshold voltage of the transistors. HSPICE postlayout simulation results are presented to verify the validity of the theoretical analysis, where under a supply voltage of 2.8 V, the bandwidth of the proposed multiplier is 137 MHz, and the corresponding maximum linearity error remains as low as 1.12%. Moreover, the power dissipation of the proposed circuit is found to be 521 µ W. The presented multiplier is expected to be useful in the design of various analog signal processing applications such as modulators and frequency doublers, as illustrated in this paper.
Introduction
The four-quadrant multiplier is a very important building block of analog signal processing systems. It has many applications in automatic gain controlling, modulation, frequency translation, square rooting of signals, phase-locked loop, neural network, and fuzzy integrated systems. Many CMOS circuits pertaining to these basic blocks have already been discussed in the literature [1] [2] [3] [4] . Ideally, an analog multiplier produces a linear product of 2 input signals, such as x and y, yielding z = K × x × y , where K is a constant of suitable dimension. Similar to other analog circuits, multiplier circuits can be categorized into 2 main groups: voltage-mode and currentmode. The current-mode multipliers have attracted significant interest and have been extensively investigated in recent years [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] , thanks to the potential advantages of high-speed operation that are due to low parasitic capacitor nodes, low power consumption, and simple circuitry [5] .
The translinear principle is one of the most utilized methods in the design of current-mode circuits, employing loop transistors operating either in the subthreshold region [7] [8] [9] or the saturation region [6, [10] [11] [12] [13] [14] . Although the technique leads to circuits offering low-power consumption in the subthreshold region, the dynamic range and the operation speed of the designed circuits have turned out to be limited. In the saturation region, the conventional translinear circuits are of so-called "stacked" and "up-down" topologies, which are realized using only NMOS or PMOS transistors [6, 12, 13] . On the other hand, design experiences in the past years indicate that circuits based on the "dual-translinear loops", which consist of both NMOS and PMOS transistors, may offer significant advantages in comparison to the conventional "stacked" or "up-down" topologies in terms of bandwidth, dynamic range, and speed [5, 10, 11, 14] , which consist of either NMOS or PMOS transistors.
Nonetheless, the body effect is an important problem in circuits based on dual-translinear loops in such a way that this effect causes mismatches in the threshold voltages, which, in turn, influence the linearity and accuracy of the circuit. In some existing analog multipliers, the effect of the transistor mismatches was properly studied and a few techniques were proposed in order to reduce the body effect [15, 16] . However, none of these are of dual-translinear configurations, and they suffer from low accuracy and/or low bandwidth.
In addition, the multipliers reported in [3, 10, 17, 21] require dual supply voltage, which is not suitable for integrated circuit design. Another salient feature of multiplier circuits is the four-quadrant operation capability, an important asset that is very useful in various applications [18, 19] . Some of the well-known multiplier circuits operate only in one [13, 20] or two [17, 21, 22] quadrants.
In this paper, a new four-quadrant analog multiplier circuit based on the dual-translinear loop is proposed. The key feature of the circuit is being free from body effect, which directly refers to the variation of the transistors' threshold voltage. High linearity, high precision, and a wide dynamic range originating from the dual-translinear loop configuration are further advantages of the circuit. The performance of the proposed multiplier is characterized using Cadence and HSPICE with TSMC level 49 (BSIM3v3) parameters for 0.35-µ m CMOS technology.
Circuit description
The principle of the proposed multiplier is based on the square-difference algebraic identity, which is (
Thus, the multiplier needs summing, subtraction, and squaring operations. In the current-mode approach, the summation and the subtraction of 2 signals are simply realized by interconnecting the corresponding current output terminals, as a result of Kirchhoff's current law. The design of the squarer and subsequently the multiplier circuit are described below. Let us consider the dual-translinear loop composed of transistors M5, M8, M10, and M12 in Figure 2 , which yields:
Assuming that these transistors are biased in the saturation region and perfectly matched, from the translinear loop principle one can obtain:
Since the drain currents I DS5 and I DS8 are equal to a constant current source, i.e. I B , one can easily express the drain currents of M10 and M12 as follows:
Substituting Eqs. (3) and (4) into Eq. (2) and taking the square of both sides, we have:
By squaring both sides again, the output current can be written as:
It can be seen from Eq. (7) that the current I O1 is the square of the input current; hence, this subcircuit is the basic building block of the CMOS analog multiplier. The same procedure can be followed for the second translinear loop to obtain I O2 .
To design the four-quadrant multiplier, the output of the squarer circuit that resulted from the positive input current should remain the same while the input becomes negative. Considering Figure 2 and the first translinear loop, by changing the polarity of the input current (positive into negative or vice versa), the currents of M10 and M12 can be rewritten as:
The only difference is that the corresponding terms in Eqs. (3) and (4) are interchanged, although the output current is still the same. M18, M21, M31, and M37 form a current subtraction of two squarer circuits as:
Thus, Eq. (10) yields the multiplication of I x and I y divided by the constant current of I B , which is normalized to one. The signals I x+y and I x−y are realized using an additional input stage composed of simple current mirrors (see Figure 3 ). The next section provides a performance analysis of the circuit and deviations from ideal assumptions, followed by supporting simulation results.
Performance analysis
In this section, the harmonic distortion caused by a mismatch in the input stage transistors, which leads to errors in currentsI x+y and I x−y , is studied in detail. Afterwards, the effects of the mismatches in the transconductance parameters of the transistors in the dual-translinear loops, as well as the mismatch in the threshold voltages due to transistor body effects, are thoroughly analyzed. Finally, the input/output ranges and impedances of the proposed multiplier are derived.
Input current mismatch
The proposed multiplier requires 2 well-matched input signals (I x and I y ). It is worthwhile to mention that the mismatch in the input signals leads to second harmonic distortion terms at the output of the multiplier circuit.
Each input current can be defined as follows in terms of possible mismatches:
whereÎ x andÎ y are mean values, and ∆x i and ∆y i are mismatch percentages ofÎ xi andÎ yi , respectively.
By applyingÎ x +Î y andÎ x −Î y to the multiplier circuit, and considering ∆x 2 i , ∆y 2 i , and ∆x i ∆y i << 1, the output current is given by:
where:
If one of the inputs (Î x ) is kept constant and the other is sinusoidal in the form ofÎ y =î m sinωt , the second harmonic distortion with respect to the input signal mismatches can be derived as follows:
It should be pointed out that when the mismatch percentage ofÎ x increases (see Eq. (16)), the second harmonic distortion also increases (decrease in dB). Nonetheless, it remains nearly steady and does not significantly affect the third harmonic distortion, as it did not appear in the hand calculations.
Transconductance parameter mismatch
In this section, a detailed analysis of the mismatch between the transconductance parameters of the NMOS and PMOS transistors is provided, and the errors affecting the ideal performance of the proposed circuit are studied. The mismatch of the transconductance parameter can be modeled as follows:
where K is a mean value and ∆k is a mismatch percentage of the transconductance parameter. Assuming this, Eq. (2) becomes:
Simplifying Eq. (19) and ignoring the terms containing ∆k 2 (because ∆k << 1), the output current of the squarer circuit can be written as:
Eq. (20) implies that the transconductance mismatch leads to the slope and offset at the output of the squarer circuit. By applying summation and subtraction of the signals to the proposed multiplier circuit, one can express the output current as:
ApplyingÎ x as a constant current andÎ y =î m sin ω t, the third harmonic distortion caused by the transconductance parameter mismatch is given by:
In short, when the transconductance mismatch of loop transistors increases, the third harmonic distortion increases simultaneously (decrease in dB), whereas the second harmonic distortion is hardly affected.
Error due to body effect and threshold voltage mismatch
In Section 2, the body effect that influences the threshold voltages of the loop transistors was ignored to simplify the basic circuit calculations. This section investigates the effect of this nonideality on the circuit performance.
In an MOS transistor, body effect refers to the change in the transistor threshold voltage (V T H ) resulting from a voltage difference between the transistor source and substrate, which can be characterized by:
where V t0 is the zero-bias threshold voltage, γ is the body effect coefficient, and φ F is the Fermi potential.
Considering a nonideal case for equality of threshold voltages for NMOS and PMOS transistors in one of the dual-translinear loops, and subsequently rewriting Eq. (2), we have:
Since the sources of M8 and M10 are tied to the same node, V SB8 and V SB10 are equal; as a result, V T H8 and V T H10 are modified equally by body effect. Therefore, there is no requirement for separate wells to obtain the V T H8 = V T H10 equality, although it is possible. Similarly, since V SB5 and V SB12 are zero, V T H5 and V T H12 are not affected by body effect, and this results in their equality (equal to V t0 ). This causes V T H5 and V T H8
to cancel out V T H10 and V T H12 , respectively, and Eq. (2) can be written accordingly.
Input/output ranges and impedances
The input dynamic range of the multiplier is restricted by the dual-translinear loop transistors, which should operate in the saturation region.
To determine this range in terms of bias current, we assume that I in = βI B , and we rewrite Eq. (2) as follows: It should be noted that high output impedance is an important characteristic of the current-mode circuits. The proposed circuit enjoys this feature by providing an output impedance equal to the intrinsic drain-source resistance of M37. Although the typical value of this impedance is sufficiently high for many applications, higher output impedance can be further achieved by using cascade-connected transistors instead of M18, M21, M36, and M37, where the bias current is chosen as 10 µ A. On the other hand, small input impedance is an equally important asset of current-mode circuits. Considering Figure 3 as the input stage of the circuit and I X and I Y as the input currents, it is easy to verify that the input impedances are equal to 1/g m45 and 1/g m40 , respectively.
Postlayout simulation results
In this section, postlayout simulations are presented using Cadence and HSPICE, with TSMC level 49 (BSIM3v3) parameters for 0.35-µ m CMOS technology so as to verify the performance of the proposed circuit. The aspect ratio of the transistors is given in Table 1 . The supply voltage is 2.8 V, and I B is set to 10 µ A. Figure 5 shows the DC transfer characteristics of the proposed analog multiplier, which illustrates high linearity in the mentioned range of the inputs, where the output current shifts between -10 µ A and +10 µ A. Within this range, the measured nonlinearity error is 1.12%. kHz, respectively; 20 µA P −P sinusoidal carrier and modulation signals are fed to the inputs of the proposed multiplier, while I B is constant. Figure 7 shows how the multiplier circuit can be employed as a frequency doubler. If both frequencies of the input currents are 1 MHz, the figure shows the corresponding output waveform with double frequency as well as the error quantity.
The total harmonic distortion versus input signal at 100 kHz and 1 MHz is shown in Figure 8 . In the worst case, an input signal of 20 µA P −P at a frequency of 1 MHz resulted in a total harmonic distortion of less than 1.45%. The simulation results in Figures 9 and 10 verify the hand calculations of the harmonic distortions in the previous section, where second and third harmonic distortions versus mismatch percentage of input signals and transconductance were achieved. Figure 11 shows the threshold voltage difference of NMOS and PMOS transistors in the dual-translinear loop versus different inputs, where I x shifts from -10 µ A to +10 µ A while I y is constant (10 µ A). The Monte Carlo analysis of the proposed circuit with 15 iterations was carried out by applying 5% of mismatch in the transistors' aspect ratio and threshold voltage with Gaussian distribution. This was done to ensure the robustness of the circuit performance against the fabrication process ( Figure 12 ).
Frequency response of the circuit shows that -3 dB bandwidth is 137 MHz when the input signal is applied to I x , and I y = 10 µ A. Maximum power consumption obtained is 0.521 mW. Table 2 summarizes some relevant results of the proposed multiplier and allows a more detailed comparison. Please note that in comparison to [11] (in 0.25 µ m), speed was sacrificed in the design at the expense of accuracy, as shown in Figures 6 and 7 . In addition, to improve the linearity of the multiplier circuit, fairly large gate-length transistors were used, which affected the bandwidth of the circuit. Owing to the design of a specific topology of the dual-translinear loop, power consumption is slightly higher than in prior works. Nevertheless, this work is free from body effect and insensitive to threshold voltage variation. 
Conclusion
A new all-MOS analog multiplier was presented, having the capability of operation in four-quadrant. The circuit relies on the specific topology of the dual-translinear loop to omit the body effect of the multiplier circuit. High linearity and high accuracy were significant characteristics of the circuit. To study the performance of the proposed circuit, input and output range were thoroughly discussed and harmonic distortion analysis [22]
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[5] was performed. In addition, the effects of mismatch in the transconductance parameters of the transistors in the dual-translinear loops as well as mismatch in the threshold voltages were analyzed. In order to simulate the proposed circuit, the Cadence design tool and HSPICE simulator were utilized to verify the validity of the theoretical analysis. To illustrate the efficiency of the presented multiplier, it was employed as a balance modulator and frequency doubler, and the simulation results were compared with an ideal performance of these applications. The presented topology of the dual-translinear loop consumed slightly more power than that of prior works. In view of this result, future work on low-voltage, low-power methods such as level-shifting techniques can be proposed.
